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ABSTRACT
High-speed high-accuracy digital-to-analog converters (DACs) are the crucial build-
ing blocks for many signal processing and telecommunication systems. The current-
steering architecture is extensively used for these applications. With different decoding
schemes−binary-weighted, unary-coded, and segment-coded, current-steering DACs are
realized by groups of matched current sources. Their performance is limited by many
nonlinear mechanisms such as random mismatch errors, gradient effect, code and volt-
age dependence of finite output impedance, nonlinear settling time, charge injection,
and switch timing errors. In this thesis, two nonlinearity compensation techniques are
presented to improve the overall performance of the current-steering DACs.
The first design technique is a novel digital calibration technique−complete-folding,
which effectively compensates the random mismatch errors by selectively regrouping
current sources into a fully binary-weighted array based on current comparisons after chip
fabrication. The implementation only requires an analog current comparator and some
digital circuitry. The minimum requirement of analog circuits makes complete-folding
calibration suitable for DAC design in the low-voltage process. Statistical results with a
behavioral model of a 14-bit segmented DAC in MATLAB show that complete-folding
calibration can reduce the total gate area of current sources by a factor of almost 1200
compared to the DAC without using any calibration. Additional results also show that
this new calibration technique has the superior performance in compensating random
mismatch errors as compared to state-of-the-art.
xThe second design technique is a novel output impedance linearization technique that
very effectively reduces the code and voltage dependence of finite output impedance. The
linearization is achieved by using a small DAC switched with control signals opposite to
those for the main DAC. The area and power overhead is less than 5% of the main DAC.
Simulation results with a 14-bit segmented current-steering DAC in standard 0.18µm
CMOS process show that the DAC’s integral nonlinearity (INL) due to finite output
impedance is improved by almost 5 bits. Additional results show that this technique
is very robust to random mismatch errors. Moreover, not only the static linearity is
improved, but most importantly there is a large dynamic linearity enhancement by out-
put impedance linearization. Simulation results show that spurious-free dynamic range
(SFDR) can be improved by almost 30 dB at the low signal frequencies and more than
8 dB for the high signal frequencies up to Nyquist rate while sampling at 500MS/s.
1CHAPTER 1. OVERVIEW
1.1 Introduction
The rapid evolution in CMOS technology, determined by Moore’s law, continues to
push lower transistor feature size and power supply voltage for extremely fast speed and
low cost to the digital circuitry. While the digital world enjoys this evolution, the analog
circuits seriously suffer from these changes [1]-[2]. Contemporary integrated circuits
(ICs) are demanded to combine both analog and digital functions into a single chip.
From this integration point of view, the analog circuits must be implemented by the
same CMOS technology as for the digital circuits, and thus must be able to adapt the
technology evolution [1]. This does not only require the analog circuits occupying in the
smaller area and operating in the lower voltage supply, but most importantly they must
also maintain very high performance to keep pace with the high speed operations of the
digital circuits.
However, this is very difficult to achieve, since many nonlinear mechanisms such as
poorer transistor properties and worse gate leakage arise drastically while mitigating to
newer CMOS technologies and severely deteriorate the performance of analog circuits
[1]. These can be demonstrated by the following simulation graphs from [1]. Figure 1.1
illustrates the transistor voltage gain and output IP3 as a function of the gate-overdrive
voltage (VGT ) with the nominal power supplies for four different modern CMOS technolo-
gies. Figure 1.2 shows the low-frequency current gain of MOS transistors as a function of
gate length (L) in two advanced CMOS technologies at low effective gate-overdrive volt-
2age. It can be observed that the scaling of CMOS technology has become the bottleneck
to the high performance analog circuit design.
Figure 1.1 (a) Voltage gain, and (b) output IP3 of transistors as a function of the
gate-overdrive voltage with VDS proportional to nominal supply voltage and
L=1µm for four technologies
Figure 1.2 Low-frequency current gain of MOS transistors as a function of gate length
(L) in 65nm and 90nm CMOS technologies at VGS = 0.5V
Digital-to-analog converters (DACs), converting the input digital information to ana-
log signals such as voltages, currents or electric charges, are one of the fundamental analog
building blocks in many audio and video signal processing and telecommunication sys-
tems. Generally, DACs are the interfaces between components in the large mixed-signal
systems limiting the overall system performance. The scaling of CMOS technology is
3one of the major roadblocks for integrating high performance DACs into newer CMOS
technologies like other analog circuit designs. Besides, the demand of reducing analog
front-end and back-end cost requires the minimum usage of analog functions, where the
interface components now have to directly process the broadband signals over several
hundreds of Mega Hertz to reduce the number of signal processing operations [3]. This
trend dramatically increases the speed and linearity bandwidth requirements for the in-
terface circuits, and especially for DACs. Therefore, designing a high performance DAC
over a wide frequency range with modern CMOS technologies becomes a grand challenge
for the analog circuit designers today.
Current-steering DAC is the most suitable candidate so far to combine high speed and
high resolution. However, the nonlinearities associated with this architecture limit its
potential to achieve higher speed. At dc or low frequencies, the linearity performance is
degraded by the static nonlinearity such as random mismatch errors, gradient effect, and
code and voltage dependence of finite output impedance, while at high frequencies the
dynamic linearity is exacerbated by dynamic output impedance, nonlinear settling time,
charge injection and switch timing errors. A great deal of research has been conducted to
improve the DAC’s linearity performance during the past a few decades. Today’s DACs
[4]-[16] have already obtained hundreds of Mega Hertz of sampling rates in modern
CMOS technologies, but many of them lack the high frequency linearity [3]. Improving
the dynamic linearity is incredibly challenging and a few dB of enhancement to the
spurious-free dynamic range (SFDR) can be seen as a huge improvement to the modern
DAC design. In the following, a brief overview of recent published DACs will be given
and the contribution to the high frequency linearity improvement will be highlighted.
41.2 Literature review of state-of-the-art DACs
Many high performance DACs have been reported in the literatures [4]-[16] using
different design techniques to compensate the static and dynamic nonlinearity. Some
achieved better performance than others, and some obtained less area and power con-
sumption. In the following subsections, five state-of-the-art DACs are reviewed and their
individual nonlinearity compensation techniques are emphasized.
1.2.1 A 14-bit intrinsic accuracy Q2 random walk CMOS DAC
Q2 random walk [8] is a very famous design technique to compensate the process
dependent gradient errors. It split each current source in the MSB array into 16 units
as illustrated in Figure 1.3. The gradient errors are reduced by a factor of four in the
X direction and a factor of eight in the Y direction. Q2 (quad quadrant) refers that
each MSB current source consists of four (quad) units in every quadrant altogether. By
“random walking” the switching sequence of the current sources, the residual gradient
errors will not be accumulated but rather “randomized”. The authors achieved the first
14-bit intrinsic-accuracy DAC in the CMOS technology with the implementation of this
technique.
Yet Q2 random walk scheme can very effectively reduce the static nonlinearity, the
high frequency linearity degrades rapidly. Figure 1.4 shows that the SFDR drops to 61
dB when the output signal frequency is only at 5MHz. This is mainly due to the large
area occupied by the current sources for the random mismatch compensation, which
severely deteriorates the parasitic effect, and consequently limiting the DAC’s dynamic
linearity at the high signal frequencies.
5Figure 1.3 Unary current source consists of 16 parallel units
Figure 1.4 SFDR vs. output signal frequency using Q2 random walk at 150MS/s
61.2.2 A self-trimming 14-b 100-MS/s CMOS DAC
A self-trimming circuit was presented in [9] to compensate the random mismatch
errors of current sources. A single MSB current cell is shown in Figure 1.5. The main
current source is composed of P2 and N4 with P2 controlling the base MSB current. The
P3 and N3 branch carries an adjustable current that is 5%-10% of the main current and
is controlled by the output of the calibration DAC. When the trimming is in operation,
N2 is turned on and N1 is turned off. The MSB current will be measured by taking the
voltage output at RMEASURE. The complete trimming flow can be found in Figure 1.6.
The sigma-delta modulator is used to digitize the output voltage at the RMEASURE,
and this information is compared with the reference voltage VREF . The amount of
correction current will be determined by this comparison, and the correction code will
be converted to an analog output by the calibration DAC (CALDAC). The voltage stored
in CSTORE will be adjusted based on the output of the CALDAC, and thus the MSB
current is also adjusted. All the MSB current sources will be trimmed consecutively and
continuously. The trimming is done in background while the DAC continues to work, and
it eliminates the additional measurement current source compared to the other similar
trimming technique [17].
Furthermore, the authors introduced a track/attenuate circuit to improve the dy-
namic linearity at high signal frequencies, and this concept is illustrated in Figure 1.7.
The track/attenuate circuit is composed of a number of switches which attenuate the
current outputs during the first half of the clock cycle while the current sources settle,
and track them during the second half of the clock cycle. By doing so, the dynamic
nonlinearities associated with current-source switching are greatly reduced. Figure 1.8
shows that SFDR stays above 70 dB up to Nyquist rate for sampling rate of 100MS/s.
This is a very significant improvement to dynamic linearity performance compared to
many other existing DACs. As a matter of fact, it is still one of the best published DACs
7so far. However, the major drawback to this DAC is the complexity of the trimming
operation. Furthermore, the MSB current source implementation (5-stacked transistors)
limits its potential to integrating this DAC design into a newer CMOS technology.
Figure 1.5 Self-trimming MSB current cell
Figure 1.6 Self-trimming operation process flow
8Figure 1.7 Conceptual illustration of track/attenuate circuit
Figure 1.8 SFDR vs. normalized output signal frequency using self-trimming and
track/attenuate at 100MS/s and 200MS/s
91.2.3 A 1.5-V 14-bit 100-MS/s self-calibrated DAC
In order to calibrate the random mismatch errors in the modern low-voltage CMOS
technologies, a self-calibration technique was introduced in [10]. In this method, the
five-stacked-transistor current source is eliminated. The calibration concept for the MSB
array is shown in Figure 1.9. The counter counting from 0 to 63 with unit increments
controls the MSB inputs. When the counter’s output is 0, all the LSB currents (DLSB)
will be measured by the calibration ADC (CALADC) and the value is stored in a register.
The DLSB will be served as the current reference to find the error associated with each
MSB code. For instance, when the counter’s output is j (1 ≤ j ≤ 63), the output of
MSB DAC is measured and compared to the value j·DLSB. A successive approximation
register (SAR) is used to determine what error input code is needed for the CALDAC
to correct the MSB output to j·DLSB.
Figure 1.9 MSB calibration concept for self-calibrated DAC
However, the calibration algorithm is subject to the gain error accumulation since
the gain strongly depends on the measured value DLSB [10]. This problem was solved
by using the same calibration loop (CALADC−SAR−CALDAC) to make sure that the
total LSB current is equal to 1/64 of the DAC’s full-scale output. The bias voltage
10
calibration is illustrated in Figure 1.10.
Figure 1.10 Bias calibration concept for self-calibrated DAC
This DAC was able to show an area reduction of more than 500, and it achieved 0.1
mm2 active area and 16.7 mW power dissipation from a 1.5-V supply when the output
signal frequency is 41.5 MHz at sampling rate of 100MS/s. This is the smallest 14-bit
DAC achieved of all published DACs so far. Thanks to the dramatic reduction of parasitic
capacitances associated with a much smaller die area, the settling rate and dynamic
linearity also improved significantly [10]. Figure 1.11 shows that the SFDR at 100MS/s
is 82 dB in the low frequencies and over 60 dB for signal frequencies up to Nyquist rate,
but it is also noted that this DAC’s high frequency linearity performance is worse than
that for the DAC in [9], which is due to the removal of the track/attenuate output stage.
This calibration technique can work for very-low-voltage CMOS technologies; however,
the calibration circuitry is still quite complicated and expensive due to the usage of 16-bit
sigma-delta ADC.
11
Figure 1.11 SFDR vs. normalized output signal frequency with and without self-cali-
bration at 50MS/s and 100MS/s
1.2.4 A 14-bit 200-MHz current-steering DAC with switching-sequence post-
adjustment calibration
A new calibration technique−switching-sequence post-adjustment (SSPA)−was pro-
posed in [11] by one of the best analog and mixed-signal research groups to adapt the
evolution of CMOS technology. Instead of correcting the current value using compli-
cated calibration circuitry loop (CALADC−DSP−CALDAC), the authors adjusted the
switching sequence of the current sources after chip fabrication to enhance the match-
ing accuracy using only one current comparator in the analog domain and some digital
circuitry. The detailed resequencing steps are conceptually illustrated in Figure 1.12. In
the first step, all the current sources will be sorted based on the outputs of the current
comparator in an ascending order. Then, the sequence is rearranged by simply placing
small currents neighboring to two big currents, and the neighboring two currents are
summed together. These new pairs of current sources are compared and resequenced
again as before. At last, the final sequence for the individual current sources is obtained
12
in the Step 5. Along with that, the authors included 20 extra current sources in the 7-bit
MSB array (147 current sources in total); however, only the middle 127 current sources
in the sequence will be used during the conversion time. The 20 extra current sources
are served to eliminate the large defects or extreme outliers in the MSB array, and the
total area of current sources will actually be reduced by doing so.
Figure 1.12 Resequencing strategy for SSPA calibration
This DAC was proven to have the area of current sources only 10% of the area required
by an intrinsic-accuracy DAC, but most importantly it substantiates the potential of
calibrating a DAC with good performance by using only minimum requirement of analog
circuits and some digital circuitry [11]. This approach is much preferred in the modern
13
low-voltage CMOS technologies. Figure 1.13 shows the dynamic linearity at the sampling
rate of 200MS/s; however, the SFDR dropped below 60 dB when the output signal
frequency exceeds 8 MHz, which is worse than the DACs in [9] and [10].
Figure 1.13 SFDR vs. output signal frequency with SSPA calibration at 200MS/s
1.2.5 A 12 bit 2.9 GS/s DAC with IM3 < -60 dBc beyond 1 GHz in 65 nm
CMOS
A very recently published DAC [12] extended the 70 dB and 60 dB SFDR bandwidths
to 225MHz and 550MHz with a sampling rate of more than 1GS/s and 2.5-V output
swing, respectively. The design was delivered by the industry leader in communication
circuits−Broadcom Corporation. In this DAC design, they recognized the fact that the
switching output impedance is a major error source to the DAC’s output distortion.
Thus, a modified triple cascode current cell was used to solve this issue and it is shown
in Figure 1.14. At low frequencies, the current source transistor M1 is made large to
support the required matching, and triple cascoding (M2, M3/M4 and M5/M6) is used to
14
prevent the finite output impedance of the current sources dominating the low-frequency
distortion. However, at high frequencies parasitic capacitances of M5 and M6 will dictate
primarily and they will be switched left and right due to the switching of M3 and M4.
Therefore, they become the dominant limitation of the switching output impedance of the
current source. Adding small current sources (M7-M9) and (M10-M12) to the sources of
cascodes M5-M6 prevents the cascodes from being completely switched off. This means
that the cascodes will remain active even though the switches are in the off state. In the
other words, the DAC output will always see the same parasitic capacitance where the
switching part is eliminated. The added small current is approximately 1%-2% of the
main current source to keep the parasitic capacitance of M5 and M6 fairly constant [12].
Figure 1.14 Modified triple cascode current cell to eliminate switching parasitic capac-
itance
The dynamic linearity performance was compared by authors with the other high
speed DACs [4]-[7], and the comparison is illustrated in Figure 1.15. It is noted that
15
this DAC achieves a very high linearity bandwidth range, while the sampling rate and
output swing are the largest of all compared DACs. However, this new technique only
takes care of the switching part of the parasitic capacitance. The output resistance
remains switching which means the total effective output impedance at high frequencies
are still switching. If the switching part in the resistance can also be eliminated, the high
frequency linearity performance will be further improved. From the other point of view,
this DAC has to operate in a 2.5-V supply to overcome the headroom problem caused
by the triple cascode current cell.
Figure 1.15 SFDR vs. output signal frequency compared to other high speed DACs
1.3 Research contribution and thesis organization
Based upon the discussions above, high frequency linearity is very hard to accom-
plish. Many reported high performance DACs have pushed the design to the technology
limit but still obtained very limited dynamic range. Figure 1.16 summarizes the SFDR
performance for many published DACs. From the graph it is noted that only a few DACs
achieve good linearity performance, but many of them are at the expense of high imple-
16
mentation cost. Therefore, integrating high performance DACs into the newer CMOS
technologies has become a grand challenge to analog circuit designers, and developing
simple and inexpensive design techniques to adapt the evolution of CMOS technology is
highly demanded.
Figure 1.16 Dynamic linearity performance of state-of-the-art DACs
In this thesis, two novel static and dynamic nonlinearity compensation techniques are
presented to improve the overall performance of the current-steering DACs. Chapter 2
introduces a novel digital calibration technique−complete-folding, which effectively com-
pensates the random mismatch errors by selectively regrouping current sources into a
fully binary-weighted array based on the current comparisons after chip fabrication. The
implementation only requires an analog current comparator and some digital circuitry.
The minimum requirement of analog circuits makes the complete-folding calibration suit-
able for the DAC design in the newer CMOS technologies. Statistical results show that
complete-folding calibration can reduce the total gate area of current sources by a factor
of almost 1200 compared to a 14-bit intrinsic-accuracy DAC. Chapter 3 presents the out-
17
put impedance linearization technique that very effectively reduces the code and voltage
dependence of finite output impedance. The linearization is achieved by using a small
linearization DAC switched with control signals opposite to those for the main DAC.
The area and power overhead is less than 5% of the main DAC. Simulation results show
that the DACs integral nonlinearity (INL) due to finite output impedance is improved by
almost 5 bits. Chapter 4 emphasizes the dynamic linearity improvement by using output
impedance linearization technique. Simulation results show that SFDR can be improved
by almost 30 dB at the low signal frequencies and more than 8 dB for the high signal
frequencies up to Nyquist rate while sampling at 500MS/s. Chapter 5 concludes all the
presented work in this thesis with future remaining research for the high performance
DAC design.
18
CHAPTER 2. Complete-folding calibration technique
2.1 Introduction
High-speed high-accuracy current steering DACs are extensively used in the modern
communication systems. For these applications, high matching accuracy of the current
sources is required. According to [11], for a 14-bit DAC, the relative standard deviation
of a unit current source should not exceed 0.21% in order to achieve a yield of 99.7% with
INL< 0.5LSB in the 0.18µmCMOS process. Attaining such a high matching requirement
by employing intrinsic-accuracy method [8][16] is very difficult, since the gate area of the
current sources becomes extremely or unacceptably large for the high-resolution DAC
design. Additionally, large area deteriorates the parasitic and gradient effects, which
are very hard to compensate, and significantly degrade the SFDR at the high signal
frequencies. Therefore, calibration techniques become more and more attractive to the
high-resolution DAC design since it has the advantage of smaller area and better dynamic
performance [10].
Yet the scaling of CMOS technologies keeps shrinking the feature size and power
supply voltage, many conventional calibration techniques [9][17] suffer dramatically from
the reduced power supply and become infeasible for the DAC design in the low-voltage
CMOS technologies. Consequently, low-voltage calibration techniques become highly
demanded today. There are two leaders in this area, which are self-calibration [10] and
switching-sequence post-adjustment (SSPA) calibration [11]. Both techniques are very
effective to random mismatch error compensation in the low-voltage process but with
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different methodologies.
Self-calibration technique employs a very accurate ADC to digitize the current errors
corresponding to each input code. These error codes will be stored in a RAM to control
a calibration DAC. During the conversion time, the calibration DAC will output the
corresponding current based on the error code from the RAM that is addressed by the
digital inputs. At the end, this current will be summed up with the current in the main
DAC to become the final output current. The block diagram of this technique is shown
in Figure 2.1. Compared to the DAC without any calibration, this method reduces the
total gate area of the current source array by a factor of more than 500 [10].
Figure 2.1 Block diagram of self-calibration technique
SSPA calibration technique achieves the good static accuracy by adjusting the switch-
ing sequence of the current sources in the unary-coded array after fabrication. It uses
an accurate current comparator to rank all the current sources. The best switching
sequence is determined based on these ranks. Figure 2.2 illustrates the block diagram
for the SSPA calibration. According to [11], SSPA method lessens the requirement of
the current source’s gate area by a factor of 10. However, most importantly, instead of
using complicated calibration circuits (ADC-DSP-DAC), SSPA substantiates the poten-
tial of calibrating a DAC with good performance by using only minimum requirement
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of analog circuits and some digital circuitry. This approach is much preferred in the
very-low-voltage CMOS technology.
Figure 2.2 Block diagram of SSPA calibration technique
In this chapter, a novel low-voltage calibration technique−complete-folding, which
enhances the DAC’s matching property by dynamically combining the current sources
into a fully binary-weighted array based on the current comparisons after chip fabrication,
is presented. Statistical results show that complete-folding calibration can cut the overall
gate area of current sources by a factor of almost 1200 for a 14-bit DAC. Furthermore,
complete-folding technique requires a low overhead in calibration circuits, which only
contain an analog current comparator and some digital circuitry.
This chapter is organized as follows. In section 2.2, the principle of complete-folding
calibration is presented, while the MATLAB behavioral model of complete-folding cali-
bration is shown in section 2.3. Finally, conclusion is drawn in section 2.4.
2.2 Complete-folding calibration technique
Complete-folding calibration technique is very similar to the SSPA calibration; how-
ever, it actually converts a unary-coded array into a binary-weighted array by recom-
bining current sources rather than changing the switching sequence of current sources.
In order to understand the principle of complete-folding calibration, the single-folding
operation is explained at first.
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Figure 2.3(a) illustrates the three steps of the single-folding operation for a 3-bit
unary-coded array that has 7 current sources in total. The rectangle in the figure is
denoted as the current value of each current source with random variations. At the
beginning, all the current sources will be sorted in the ascending order based on the
outputs of the current comparator. Next, the smaller current is grouped with the bigger
current, and the current in the middle is left behind. Finally, two currents in each group
are summed together, and the last single current is moved to the end of the new sequence.
By doing so, the first three currents are approximately two times larger than the last
current, which implies that the original 3-bit unary-coded array is transformed into a
2-bit unary-coded with 1-bit binary-weighted array.
Founded on this, with the single-folding an n-bit unary-coded array can be converted
into an (n-1)-bit unary-coded with 1-bit binary-weighted array. If we continue to employ
the single-folding to the new unary-coded array produced by the previous operation,
eventually the n-bit unary-coded array will become an n-bit binary-weighted array. This
process is what we called−complete-folding. In other words, complete-folding is to imple-
ment (n-1)-time single-folding in an n-bit unary-coded array. In our original example of
the 3-bit unary-coded array, only 2-time single-folding is required to ensure the complete-
folding. Figure 2.3(b) shows the second single-folding process. It is noted that only three
current sources are left at the end but with the difference by a factor of 2 off each other.
Complete-folding calibration is feasible in the very-low-voltage-process, since it only
requires an accurate current comparator in the analog domain. Meanwhile, the complex-
ity of the digital circuitry is much relaxed compared to that for SSPA calibration. This is
because that complete-folding calibration uses binary-weighted as the decoding scheme
rather than unary-coded. Figure 2.4 shows the block diagram for the complete-folding
calibration.
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Figure 2.3 (a) 1st single-folding for 3-bit unary-code array (b) 2nd single-folding for
3-bit unary-code array
23
Figure 2.4 Block diagram of complete-folding calibration technique
2.3 MATLAB behavioral model
In order to demonstrate the complete-folding calibration technique and compare the
results with state-of-the-art, a behavioral model of a 14-bit current-steering DAC with
7-7 segmentation is built in MATLAB. Calibration techniques, which are (a) SSPA cal-
ibration, (b) self-calibration, and (c) complete-folding calibration, are considered. All
three methods are separately implemented in the 7-bit unary-coded MSB array, while
the 7-bit binary-weighted LSB array is realized by intrinsic-accuracy method. The fol-
lowing paragraphs explain the setup for our DAC behavioral model. Meanwhile, in the
following discussions, LSB is always referred to the 14-bit level.
Our behavioral model only includes the random mismatch error which is determined
by the inherent matching properties of a given technology. At here, we borrowed the
yield estimation data of a 14-bit DAC from [11], where the relative standard deviation σu
has to be less than 0.21% in order to achieve a yield of 99.7% with INL < 0.5LSB in the
0.18µm process. The corresponding area for the unit current source can be defined as
Au, and hence the total gate area of the 14-bit intrinsic-accuracy DAC can be expressed
as follows:
Aintrinsic = (2
14 − 1)Au = 16383Au (2.1)
We can use Equation (2.1) as a reference to compare the area reduction by employing
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different calibration techniques.
Generally, after calibration, both residual errors of calibrated MSB array and intrinsic
errors of LSB array will contribute to the overall errors of the DAC. In our behavioral
model, we conservatively assume that the two error sources contribute to a half of the
total error budget (0.25LSB) and they are uncorrelated.
Based on the yield model in [18], in order to achieve a yield of 99.7% with INL <
0.25LSB for the 7-bit LSB array, the relative standard deviation of the unit current
source can be about 4
√
2 times greater than that of uncalibrated 14-bit DAC, i.e. σu LSB
= 1.245%. The relaxed requirement gives reduction in the gate area of current sources
by a factor of 32. Thus, the total gate area of the current sources in the LSB array after
calibration can be expressed in the following way:
ALSBCal = (2
14 − 1) · (Au
32
) = 3.97Au (2.2)
So as to determine the relative standard deviation of the unit current source in
the MSB array (σu MSB) for different calibration techniques, statistical simulations are
performed in MATLAB. First, we will assume that the gate area of the unit current
source in MSB array is 27 times larger than that in the intrinsic LSB array for all three
calibration techniques, then σu MSB is reduced by a factor of
√
27 compared to σu LSB,
i.e. σu MSB = 0.105%. Then, we can run a set of statistical simulation to decide how
to adjust σu MSB value to achieve the desired yield requirement for each calibration
technique.
Before going into the simulation results, it is worth mentioning the different setup
for each calibration technique. On one hand, in the self-calibration both errors from
CALADC and CALDAC are limited to 0.25LSB. Therefore, CALADC is set to have
16-bit resolution and accuracy while CALDAC has 8-bit resolution [10]. On the other
hand, 20 extra current sources are added for both SSPA calibration and complete-folding
calibration (6-time single-folding in this case), since these extra current sources are ef-
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fective to eliminate the possible large defects in the current sources and can improve the
overall static performance [11]. However, only 127 current sources will be used during
the conversion time.
Figure 2.5 shows the DNL and INL statistical distributions of 10,000 randomly gener-
ated MSB array using different calibration techniques when σu MSB = 0.105%. From the
graph, σu MSB can be increased for both self-calibration and complete-folding calibration,
while σu MSB for SSPA calibration needs to be reduced slightly to achieve the desired
yield. It is also noted that complete-folding calibration has better overall performance in
compensating random errors than the other two techniques. After these observations, we
can run various statistical simulations to obtain the corresponding σu MSB for each cali-
bration technique where it will achieve the yield of 99.7% with INL < 0.25LSB. Table 2.1
summarizes the σu MSB value for each calibration technique.





From these σu MSB values, the total gate area of current sources in the MSB array
for different calibration techniques can be calculated as follows:
AMSBSSPA = (2
7 − 1 + 20) · 27 · (Au
32



















Figure 2.5 DNL/INL distributions for using different calibration methods
Combining equation (2.2), (2.3), (2.4) and (2.5) provides us the total gate area of
current sources for the 14-bit DAC with different calibration techniques. Table 2.2 shows
the calculation results. From the table, the complete-folding achieves the most area
reduction factor, which is 1198!
27
Table 2.2 Area comparison of different methods for the 14-bit DAC
Method Total Area Area Reduction
Intrinsic-Acuuray 16383 Au 1
SSPA 3107.45 Au 5.27
Self-Calibration 19.85 Au 825.34
Complete-Folding 13.68 Au 1197.6
Table 2.3 Improvement of static accuracy after each single-folding
Method DNL improvement factor INL improvement factor
Uncalirated 1 1
1st single-folding 10.75 16.69
2nd single-folding 20.85 52.17
3rd single-folding 25.87 90.38
4th single-folding 28.73 119.82
5th single-folding 30.31 134.47
6th single-folding 30.96 139.06
To find more insight in complete-folding calibration, we break up the process by 6
steps in this case. Figure 2.6 shows the DNL and INL distributions of 10,000 randomly
generated 7-bit MSB array after each single-folding. Table 2.3 concludes the improvement
factor after each single-folding compared to the original static accuracy. It is shown that
each single-folding will improve the overall DNL and INL, and the most improvement
comes from the first three single-folding operations. Even though 3-time single-folding
may appear to have comparable performance to complete-folding, complete-folding is
still much superior to 3-time single-folding, not only because it attains the slightly better
accuracy performance, but it also has less complexity in the digital circuitry due to the
fully binary-weighted operation.
Furthermore, applying complete-folding to more bits of DAC will result in more
reduction of the analog area and better overall linearity. Nonetheless, complete-folding
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Figure 2.6 DNL/INL distributions after each single-folding for 7-bit MSB
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still requires some digital circuits to group the corresponding current sources and they
may get complicated with the increase of number of bits. Therefore, there still exists a
tradeoff between area and linearity.
2.4 Conclusion
In this chapter, a novel calibration technique−complete-folding, which enhances the
static accuracy by selectively rearranging the current sources into a fully binary-weighted
array based on the current comparisons after chip fabrication, is presented. Complete-
folding is compared with the other two competing calibration techniques using our MAT-
LAB behavioral model. For the same yield requirement, complete-folding is substanti-
ated to have the most area reduction factor. A prototype 14-bit DAC is under the
development and will be fabricated. The test results will be reported shortly.
30
CHAPTER 3. Output impedance linearization technique
3.1 Introduction
Digital-to-analog converters (DACs) are the crucial building blocks for many signal
processing and telecommunication systems. In the regard of high-speed high-accuracy
applications, current-steering DACs are almost exclusively used. With different selec-
tion methods−binary-weighted, unary-coded, and segmented, current steering DACs are
implemented by an array of matched current sources. Their performance is generally
limited by non-idealities such as random mismatch, finite output impedance, gradient
effect, finite settling time, glitch energy, timing skew etc. Among all of these, finite
output impedance is one of the bigger concerns that could degrade DAC’s both static
and dynamic linearity [19]-[20]. Moreover, gaining adequate output impedance becomes
one of the major challenges for integrating high-performance DACs into the low-voltage
CMOS technologies. In this chapter, a novel output impedance linearization technique
is presented. This technique uses the control signals that are opposite to those for the
main DAC to run a very small linearization DAC, whose area and power overhead is
less than 5% of the main DAC. By doing so, the code and voltage dependence of finite
output impedance can be effectively reduced. Simulation results show that INL due to
finite output impedance can be improved by nearly 5 bits.
This chapter is organized as follows. In section 3.2, a brief overview of the static
nonlinearity due to finite output impedance is discussed. Then, the principle of output
impedance linearization technique is presented in section 3.3, while the simulation results
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are shown in section 3.4. Conclusion is drawn in section 3.5.
3.2 Static nonlinearity due to finite output impedance
For a high-resolution current-steering DAC design, finite output impedance of the
current source is one of the major limiting factors to the high performance. When the
DAC’s output experiences a various change between zero and full scale, the number of
current sources differs based on the corresponding digital code, and thus the number of
parallel connected output impedance of the current sources also changes at the output






where gO is the output conductance of a single current source. From this, INL expression
for the single-ended output can be obtained by using end-point fit line method. Set α
to equal to gO/gL, and assume that the output conductance gO is so small that αk≪ 1,
then,
INLS(k) = αk(N − k) LSB (3.2)
where N is the total number of current sources in the DAC array. In this case, the
maximum INL is approximately equal to αN2/4 LSB occurring at the middle-scale.
Therefore, to attain INL < 0.5 LSB for a 14-bit DAC, the output impedance has to be
greater than 3.36 GΩ assuming RL is 50Ω!
Nevertheless, the output impedance requirement could be lessened by using fully
differential output configuration. A similar analysis could be applied, and the new INL





− k)(N − k) LSB (3.3)
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The maximum INL is roughly equal to
√
3α2N3/36 LSB when k is equal to (3±√3)N/6.
Thus, for the same accuracy requirement as mentioned previously, the minimum output
impedance can be reduced to 32.5 MΩ, which is 100 times less than that using single-
ended output.
Figure 3.1 Equivalent circuit model for current-steering DAC
Even though using fully differential output configuration can relax the requirement for
the output impedance, it still has great challenges to meet the high accuracy requirement
by only single transistor. Thus, adding a cascode transistor is necessary to enhance the
output impedance of the current sources [20]. Yet the scaling of CMOS technologies keeps
reducing in size of the feature dimension and power supply voltage, for a certain supply
voltage adding cascode transistors could raise the following concerns: (a) reduction of
voltage headroom, (b) degradation in matching accuracy and immunity against noise
and voltage fluctuation [21], (c) limitation of achievable output impedance by transistor
gate leakage. Consequently, it becomes very difficult to attain high output impedance
using multiple cascode transistors in the low-voltage technologies.
Besides, the scaling of CMOS technologies yields additional problems that degrade
the overall output impedance−soft switching effect and voltage dependence of output
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impedance. These two factors are usually ignored in the equations (3.2) and (3.3);
however, they play significant roles in altering the output impedance in the low-voltage
process. Therefore, the required output impedance obtained by equations (3.2) and (3.3)
might be not sufficient to achieve the desired accuracy level.
Soft switching is commonly used in today’s DAC designs [4]-[16]. It uses a reduced
voltage swing for the switch signals in order to minimize the charge injection due to
the parasitic coupling between the gate of the switch and output node. Generally, the
off-switch operates in the subthreshold region, where it no longer holds relatively high
impedance in the low-voltage technologies, and in some cases, it becomes comparable
with the on-side impedance, and hence degrades the overall output impedance at the
output node.
Voltage dependence of the output impedance is a well-known phenomenon. As DAC’s
output varies from zero to full scale, the equivalent output impedance for each current
source also fluctuates due to the different drain-to-source voltage of switch transistors.
This effect deteriorates as the supply voltage shrinks down, since the DAC’s full scale
voltage could easily range from 1/3 to 2/3 of the power supply. Thus, the nonlinearity
due to the finite output impedance is worsening.
Based on the discussion above, attaining high output impedance becomes infeasible
and/or ineffective to meet the high accuracy requirement for the DAC designs in the
low-voltage process. The next section presents a novel output impedance linearization
technique, which can improve the static accuracy by compensating the code and voltage
dependence of output impedance with the use of a linearization DAC.
3.3 Output impedance linearization technique
The principle of the output impedance linearization technique is conceptually illus-
trated in Figure 3.2. The n-bit main DAC and linearization DAC are both controlled by
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the switch signals but in the opposite manners. The transistor-level routing is shown in
Figure 3.3. In this configuration, when k current sources are switched on in the left side
of the main DAC, N-k current sources are turned on in the left side of the linearization
DAC, and vice versa, where N = 2n − 1. By doing so, the linearization DAC is able
to compensate errors due to the finite output impedance in the main DAC; however, a
constraint must be placed to the linearization DAC, which is that its area and power
consumption should not exceed 5% of those for the main DAC. Otherwise, it becomes
cost ineffective and could lead to other problems.
Figure 3.2 Block diagram for output impedance linearization
In order to understand how the linearization DAC can compensate the nonlinearity
due to finite output impedance, mathematical analysis is performed for the INL after
using the linearization technique. Figure 3.4 shows the circuit model that our analysis
is based on. For simplicity, we ignored the output impedance at the off-side. This will
not contribute much difference at the end.
In Figure 3.4, I is denoted as the nominal current of the main DAC, while I’ is the
nominal current of the linearization DAC, and I ′ < 0.05I. In addition, gO and g
′
O are
the output conductance of the current source in the main DAC and linearization DAC
respectively, and gL is the load conductance. Then, the output voltages are:
Vout =
kI + (N − k)I ′
kgO + (N − k)g′O + gL
(3.4)
Vout =
(N − k)I + kI ′
(N − k)gO + kg′O + gL
(3.5)
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Figure 3.3 Transistor-level routing for the linearization and main DAC
Figure 3.4 Equivalent circuit model for output impedance linearization
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For the single-ended output, INL can be obtained by end-point fit line method, where
INLs(k) = Vout − Vfit single
=
k(N − k)(gO − g′O)








Using the similar analysis, we can also get the INL expression for the fully differential
output:
INLd(k) = Vdiff − Vfit diff
=
k(N − k)(N − 2k)(gO − g′O)2









Based on equations (3.6) and (3.7), when gO = g
′
O, the nonlinearity due to finite
output impedance can be cancelled. This is because that the total output impedance
will always fix to be NgO rather than varying with the digital code. Thus, properly sizing
the linearization DAC can lead to the code dependence compensation. Nonetheless, not
only the code dependence is important, but voltage dependence also plays a significant
role in altering the output impedance. The linearization DAC is able to reduce the
voltage dependence as well. To see how this could happen, the voltage dependence of
output impedance is included in the following INL analysis. For simplicity, only first-
order voltage dependence is considered.
gO = gO(k) = gO + k∆gO (3.8)
g′O = g
′
O(k) = gO + k∆g′O (3.9)
Replacing gO and g
′
O in equations (3.4) and (3.5) with equations (3.8) and (3.9)
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produces the following new expressions for the output voltages:
Vout =
kI + (N − k)I ′
kgO + (N − k)g′O + k2∆gO + (N − k)k∆g′O + gL
(3.10)
Vout =
(N − k)I + kI ′
(N − k)gO + kg′O + (N − k)2∆gO + (N − k)k∆g′O + gL
(3.11)
By the same means, new INL expressions can be derived for both single-ended output
(3.12) and fully differential output (3.14), and they are illustrated in the following:
INLsnew(k) =
k(N − k)
kgO + (N − k)g′O + k2∆gO + (N − k)k∆g′O + gL
× A (3.12)
A =[gO − g′O + k(∆gO −∆g′O)](
I













k(N − k)(N − 2k)
kgO + (N − k)g′O + k2∆gO + (N − k)k∆g′O + gL
× 1
(N − k)gO + kg′O + (N − k)2∆gO + (N − k)k∆g′O + gL
×B (3.14)
B =[(gO − g′O +N∆gO)2 + (N − k)k(∆gO −∆g′O)2]
× ( I













For the single-ended output case, the dominating nonlinearity is from the second
order terms. In equation (3.13), we can control the coefficient terms by adjusting the
parameters in the linearization DAC so that all the second order terms can be eliminated
leaving only the third order terms dominate. This will lead some improvements to the
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DAC’s linearity, but they are very limited because of the indefeasible terms due to the
incapability of matching the two DACs’ nonlinearities. For the fully-differential output
case, the major nonlinearity contributor is from the third order terms. Then, we can
control the coefficient terms in equation (3.15) by matching two DACs’ output impedance
nonlinearity, where all the third order terms are cancelled while leaving the fifth order
terms remain. In this scenario, most terms in the INL expression (3.14) are removed.
Therefore, linearization DAC with fully differential output can very effectively reduce
the code and voltage dependence of the finite output impedance.
In short, the linearization DAC needs to follow the nonlinearity of the main DAC
caused by finite output impedance, and obtaining about the same nonlinearity with small
current becomes the design goal for the linearization DAC. Since the current is fixed,
there are only two degrees of freedom left−size of linearization switches and voltage swing
of linearization switch signals. By controlling these two factors, we can increase the drain-
to-source saturation voltage of the switch transistors to gain the desired nonlinearity for
the linearization DAC.
3.4 Simulation Results
In order to demonstrate this new technique, a 14-bit segmented current-steering DAC,
which has a full-scale output of 1V and load resistance of 50Ω, is simulated in the standard
0.18µm CMOS process (1.8V power supply). Since the static performance of a segmented
DAC strongly relies on the linearity of the MSBs, we employ this technique only to the
6-bit unary-coded MSB array that has a nominal current of 312.5µA.
Figure 3.5(a) shows the original INL due to the finite output impedance of the 6-bit
MSB array for the single-ended and fully differential outputs. From the plot, the INLs
in both cases do not meet the 14-bit accuracy. Meanwhile, it is also noted that the
fully differential output structure does not help much with the linearity as equation (3.3)
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suggests. This is expected since soft switching effect and voltage dependence of output
impedance worsen in the low-voltage technologies.
So as to improve the accuracy, a linearization DAC has been designed and added to
the main DAC. Figure 3.5(b) illustrates the systematic INLs for the designed linearization
DAC, while Figure 3.5(c) shows the final INL results of the main DAC after adding the
linearization DAC. The improvements can be easily observed. The INL for the single-
ended output is 1-bit better than before. In contrast, the INL for the fully differential
output is improved by almost 5 bits. In both cases, the current and gate area of current
sources for the linearization DAC are about 3.5% of those for the 6-bit MSB DAC.
With such little price to pay, code and voltage dependence of finite output impedance
are significantly reduced. Figure 3.6 shows that with some variations in the linearization
switch sizes the improved accuracy level varies gradually. Moreover, the reduced accuracy
bits can be gained back by adjusting the voltage swing of the control signals for the
linearization DAC after fabrication. Therefore, these substantiate that our technique is
very robust to the random mismatch errors, and the performance will not change much
after fabrication.
Figure 3.5 (a) Main DAC INL for single-ended and fully-differential outputs (b)
Linearization DAC INL for single-ended and full-differential outputs (c)
Main DAC INL for single-ended and fully-differential outputs after output
impedance linearization
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Figure 3.6 Linearization accuracy vs. variation in linearization switch sizes
To sum up, output impedance linearization is a systematic-error cancellation tech-
nique. After the chip fabrication, random mismatch and gradient effect still exist in
the main DAC, and can be compensated by calibration techniques [10]-[11] [22]-[23] and
special layout patterns [8][16] [23]-[24] respectively.
3.5 Conclusion
In this chapter, a novel output impedance linearization technique has been presented.
It uses a linearization DAC with the control signals opposite to those for the main DAC to
compensate the code and voltage dependence of finite output impedance. With small area
and power consumption, this technique has been proved to be a very effective solution
to the systematic errors. Perhaps, it will ease the job in integrating high performance
DACs into the low-voltage technologies. Furthermore, this technique could also lead to
some improvements for the DAC’s dynamic performance, since it can reduce the effect
of nonlinear RC time constant by making the output impedance constant. The dynamic
linearity improvement by the output impedance linearization technique will be discussed
in the next chapter.
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CHAPTER 4. Dynamic linearity improvement by output
impedance linearization
4.1 Introduction
Demand for high-speed high-accuracy digital-to-analog converters (DACs) continues
to grow rapidly in the signal processing and telecommunication applications. Such ap-
plications require DACs not only having high static accuracy, but most importantly also
maintaining high linearity over a wide frequency range. Therefore, the SFDR becomes
a very important design specification for these DACs. The current steering DACs are
most frequently used in this regard; however, nonlinearities associated with this archi-
tecture, such as finite output impedance, nonlinear settling, charge injection, and switch
timing errors, can lead to the SFDR degradation [7]. Among all of these, finite output
impedance is one of the fundamental limits to the DAC’s dynamic linearity [20].
In the previous chapter [25], a novel output impedance linearization technique was
introduced to compensate the code and voltage dependence of finite output impedance.
This technique was realized by using a small linearization DAC whose switch signals
were opposite to the main DAC. By controlling different parameters in the linearization
DAC, nonlinearity due to the finite output impedance in the main DAC could be very
effectively reduced. The simulation results showed that the INL due to the finite output
impedance could be improved by nearly 5 bits.
In this chapter, the dynamic linearity improvement by using output impedance lin-
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earization technique is presented. The same 14-bit DAC used in chapter 3 is simulated
here. Simulations were running at 100MS/s and 500MS/s. The results show that the
SFDR can be improved by almost 30 dB at the low signal frequencies and more than 8
dB for the high signal frequencies up to Nyquist rate.
This chapter is organized as follows. In section 4.2, a brief overview is given on
the DACs’ dynamic nonlinearity cost by finite output impedance. Then, the dynamic
linearity improvement by using output impedance linearization technique is explained in
section 4.3. Section 4.4 shows the simulation results, and conclusion is drawn in section
4.5.
4.2 Dynamic nonlinearity due to finite output impedance
Code and voltage dependence of the finite output impedance leads to the DAC’s
output distortion. This can be shown in Figure 4.1. In this graph, N represents the total
number of current sources in one DAC array, while k is the input digital code number.
IO is denoted as the current value of one current source. RO and RL represent the output
impedance of one current source and load resistance, respectively. When the input code
k changes, the number of current sources connected to the left and right outputs also
changes, and so do the output voltages. These lead to the changes in the number of R′Os
parallel connected with RL and the individual RO value. Therefore, the total effective
output impedance is a function of the input code k and output voltage VOUT . The code
and voltage dependence of the output impedance is a major contributor to the DAC’s
nonlinearity since the DAC’s output is simply a multiplication of total current and output
impedance.
This nonlinearity will also show up in the frequency domain. From the INL expres-
sions derived in chapter 3, it is noted that HD2 dominates the distortion for single-ended
output while HD3 dominates the distortion for fully-differential output. The single-ended
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Figure 4.1 Signal dependence of output impedance for a DAC array










In both cases, the distortion due to finite output impedance can be reduced by in-
creasing the output impedance of each current source, where RO ≫ NRL. For example,
in order to achieve -70 dB HD2,SE and HD3,FD for a 14-bit DAC, RO,SE and RO,FD
have to be greater than 650MΩ and 12MΩ respectively if RL=50Ω. The required out-
put impedances can be easily achieved by adding cascode transistors. However, the
derivations in [20] and [26] assumed a constant RO and did not take account in the
signal dependence of the output impedance. Moreover, the parasitic capacitance at the











ZO{k, VOUT} = RO{k, VOUT}// 1
jωCO
(4.5)
Based on the new equations (4.3) and (4.4), it is obvious that code and voltage de-
pendence of the output impedance severely degrade the DAC’s distortion performance.
Furthermore, the output impedance gained at the low frequencies will be reduced dra-
matically at the high frequencies because the parasitic capacitance at the output becomes
more dominant, and thus deteriorates the distortion performance. Besides these, the non-
linear settling time is also greatly affected by the nonlinear dynamic output impedance,
and it will degrade the SFDR even more. In the next section, the principle of output
impedance linearization technique is reviewed, and the dynamic performance improve-
ment by using this technique is explained in details.
4.3 Dynamic linearity improvement
Figure 4.1 showed the code and voltage dependence of the finite output impedance
for a DAC array. In order to reduce these signal dependence, a small linearization DAC
was added to the original DAC. This linearization DAC has a nominal current of I′O
where its value is less than 5% of IO. The opposite switching signals as to the original
DAC were applied. Figure 4.2 shows a circuit model for this linearization DAC. In the
graph, R′O is the output impedance of the current source in linearization DAC. The
other symbols stay the same meanings as mentioned before. In this configuration, when
k current sources are switched on in the left side of the original DAC, N-k current sources
are turned on in the left side of the linearization DAC, and vice versa. Figure 4.3 shows a
circuit model after adding these two DACs together. By controlling different parameters
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in the linearization DAC, the following expressions can be satisfied:
R′O ≈ RO (4.6)
INL(R′O) ≈ −INL(RO) (4.7)
Figure 4.2 Signal dependence of output impedance for linearization DAC
Figure 4.3 Signal dependence cancellation by linearization DAC
Then, the final DAC model is shown in Figure 4.4. The new DAC array has a nominal
current of IO-I
′
O. It is noted that the constant current term NIO is not shown in this
graph. This is because that it can be eliminated by taking differential output. Most
importantly, the signal dependence of output impedance is reduced greatly, which means
that the effective output impedance stay quite constant regardless of the input signal.
Thus, the DAC’s static linearity due to output impedance improved significantly. The
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verification of this improvement was done in chapter 3, and the mathematical analysis
can be also found in chapter 3.
Figure 4.4 Constant output impedance at the new DAC’s outputs
The “constant” output impedance achievement is not only significant to the static
linearity, but also it leads to a large improvement on the dynamic linearity. Before
anything, it is important to recognize that the distortion cost by the output impedance
is only due to the switching part. In other words, any constant impedance at the output
does not lead to distortion [12]. The linearization technique converts the switching output
impedance to a constant, and thus improves the distortion performance considerably.
At the high frequencies, parasitic capacitance at the output nodes can be dominant.
If they are switching left and right, the dynamic improvements gained by the lineariza-
tion technique can be buried. This scenario mostly happens when a full digital switching
is used, which means that one of the switch transistors completely shuts off. However,
the analog switching is commonly used in today’s DAC designs [4]-[16]. It uses a reduced
voltage swing for the switch signals in order to minimize the charge injection due to the
parasitic coupling between the gate of the switch and output node. The “off” transistor
usually operates in the weak-inversion region. This actually helps in making the parasitic
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capacitance seen at the output to be fairly constant, because the parasitic capacitance
of on and off switch transistors is quite comparable now. Therefore, the parasitic capac-
itance at the output does not introduce much distortion since the switching part is quite
small. In the next section, the simulation results are shown to demonstrate the dynamic
linearity improvements by the linearization technique.
4.4 Simulation results
The same 14-bit current-steering DAC used in chapter 3 is simulated here. It has a
full-scale output of 1V, and the load resistance is 50Ω. Output impedance linearization
technique is only applied to the 6-bit unary-coded MSB array since the performance of
the whole DAC strongly relies on the linearity of the MSB DAC. The purpose of this
simulation is to demonstrate the dynamic performance improvement by using output
impedance linearization. Thus, only the 6-bit MSB array is evaluated.
Figure 4.5 Setup for evaluating the dynamic performance of the MSB DAC
Figure 4.5 shows the test setup for evaluating the 6-bit MSB DAC. A 20-bit ideal
ADC is used to digitize the input signal. The first 6-bit (MSB bits) code is applied to
the designed MSB DAC, while the last 14-bit (LSB bits) code is connected to a 14-bit
ideal LSB DAC. The two outputs will be added at the end. In this way, the nonlinearity
at the final output will be only caused by the 6-bit MSB DAC, and using 20-bit ideal
ADC is to make sure that all the harmonics are far above the noise floor. In chapter 3,
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it was shown that static linearity could be improved significantly by taking differential
output. Thus, only differential output configuration is investigated here.
The 6-bit linearization DAC consumes 3.5% of area and power compared to the main
DAC. Figure 4.6 and 4.7 show the output spectrums without and with the implementa-
tion of linearization DAC, respectively. The signal tone is at 47.7MHz and the output
is sampled at 100MS/s. By comparing the two spectrums, the significant dynamic im-
provements can be noticed, where SFDR and THD are improved by about 30 dB. Many
of these tests were performed when the sampling rates are 100MS/s and 500MS/s, and
the results are concluded in Figure 4.8. It shows the SFDR improvement of almost 30
dB at the low signal frequencies and more than 8 dB for the high signal frequencies up
to Nyquist rate by using output impedance linearization technique.
Figure 4.6 Output spectrum without linearization fs=100MS/s fsig=47.7MHz
The SFDR drop at the high signal frequencies is due to the insufficient settling. In
order to improve this, smaller switch size has to be used. Meanwhile, it is also noted
that the SFDR stay quite constant with the increase of signal frequency for some cases.
This is because that the simulations are performed at the schematic level. Other error
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Figure 4.7 Output spectrum with linearization fs=100MS/s fsig=47.7MHz
Figure 4.8 SFDR performance with and without linearization DAC at 100MS/s
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mechanisms, such as nonlinear settling, charge injection, and switch timing errors, are
very limited. Therefore, the dominant error source to the dynamic linearity at here is
the signal dependence of finite output impedance. The purpose of these simulations is
to demonstrate the dynamic linearity improvement by making the output impedance
constant, and the results have shown that the dynamic nonlinearity due to the signal
dependence of finite output impedance is significantly reduced at the high signal frequen-
cies. Therefore, output impedance linearization technique is very effective to compensate
both static and dynamic errors due to the finite output impedance. Other dynamic er-
ror mechanisms will also degrade the SFDR performance, but the solutions to those are
beyond the scope of this work. Furthermore, many papers [4]-[16] have already stud-
ied quite much on these error sources, and many techniques have been developed to
compensate the dynamic nonlinearity due to those errors.
4.5 Conclusion
In this chapter, the previously proposed output impedance linearization technique is
reinvestigated for the dynamic performance improvements. Simulation results show that
the dynamic linearity can be improved by almost 30 dB at low signal frequencies and
more than 8 dB for high signal frequencies up to Nyquist rate while sampling at 500MS/s.
Along with the simulation results in chapter 3, the output impedance linearization tech-
nique is shown to be a very effective solution to the static and dynamic nonlinearity due
to the finite output impedance. By using this linearization technique, the signal depen-
dence of finite output impedance is no longer a bottleneck to the design of high-speed
high-accuracy current-steering DACs in the low-voltage CMOS technologies.
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CHAPTER 5. Conclusion and future research
The evolution of CMOS technology keeps pushing high speed and low cost for the
digital circuits, and in the meantime puts large barriers to the analog circuit design.
DAC is one of the most important analog building blocks in many mixed-signal systems
limiting their accuracy and speed. Therefore, the demand of the high performance DACs
continues to grow rapidly today. Current-steering DACs are almost exclusively used in
the high-speed high-accuracy applications; however, many nonlinearities associated with
this architecture limit its potential to achieve better performance. In this thesis, two
novel nonlinearity compensation techniques were presented for the current-steering DAC
designs to adapt the evolution of CMOS technology and meanwhile offer great linearity
improvements. In chapter 2, a simple digital calibration technique was introduced to
compensate the random mismatch errors of current sources. This new technique could
reduce the gate area of the current sources by a factor of 1200, and it was proven to
have superior performance in compensating such errors compared to state-of-the-art.
Chapter 3 and 4 presented the significant static and dynamic linearity enhancements by
implementing a novel output impedance linearization technique, where the INL due to
the finite output impedance could be improved by nearly 5 bits, and SFDR could be
improved by 30 dB at the low signal frequencies and more than 8 dB for high signal
frequencies up to Nyquist rate while sampling at 500MS/s.
These two techniques provide great promises for the high performance DAC designs
in the newer CMOS technologies. Thus, a prototype on silicon is strongly desired
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to demonstrate their true feasibilities and performance improvements on the current-
steering DACs. However, a few things need to be addressed while designing the pro-
totype: (a) choose a modern CMOS technology for the prototype demonstration; (b)
determine the implementation strategy for the best power, area, speed and linearity
tradeoffs; (c) design the analog current comparator and the entire digital calibration
circuits for the complete-folding calibration technique; (d) investigate and understand
the other dynamic error sources to the current-steering DACs’ dynamic linearity; and
(e) either use the existing design techniques in the literatures or invent new methods
to ensure that the prototype attains high linearity performance over a wide frequency
range. All of the things mentioned above are going to be part of my future research, and
they will be reported in my PhD dissertation.
53
BIBLIOGRAPHY
[1] A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, “Analog circuits in
ultra-deep-submicron CMOS,” IEEE J. Solid-State Circuits, vol 40, pp. 132−143,
Jan. 2005.
[2] A.-J. Annema, B. Nauta, R. van Langevelde, and H. Tuinhout, “Designing outside
rails constraints,” IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, vol 1,
pp. 134−135, Feb. 2004.
[3] K. Doris, A. van Roermund, and R. Leenaerts, WIDE-BANDWIDTH HIGH DY-
NAMIC RANGE D/A CONVERTERS, Springer, The Netherlands, 2006.
[4] A. Van den Bosch, M. Borremans, M. Steyaert, and W. Sansen, “A 10-bit 1-
GSample/s Nyquist current-steering CMOS D/A converter,” IEEE J. Solid-State
Circuits, vol 36, pp. 315−323, Mar. 2001.
[5] B. Schafferer and R. Adams, “A 3V CMOS 400 mW 14b 1.4GS/s DAC for multi-
carrier applications,” IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers, vol
1, pp. 360−361, Feb. 2004.
[6] W. Schofield, D. Mercer, and L. St. Onge, “A 16b 400 MS/s DAC with < -80dBc
IMD to 300MHz and < -160dBm noise power spectral density,” IEEE Int. Solid-
State Circuits Conf., Dig. Tech. Papers, vol 1, pp.126−127, Feb. 2003.
54
[7] K. Doris, J. Briarie, D. Leenaerts, M. Vertregt, and A. van Roermund, “A 12b
500MS/s DAC with > 70dB SFDR up to 120MHz in 0.18µm CMOS,” IEEE Int.
Solid-State Circuits Conf., Dig. Tech. Papers, vol 1, pp. 134−135, Feb. 2005.
[8] G. Van der Plas, J. Vandenbussche, W. Sansen, M. Steyaert, and G. Gielen, “A 14-
bit intrinsic accuracy Q2 random walk CMOS DAC,” IEEE J. Solid-State Circuits,
vol 34, pp. 1708−1718, Dec. 1999.
[9] A. R. Bugeja, and B. Song, “A self-trimming 14-b 100-MS/s CMOS DAC,” IEEE
J. Solid-State Circuits, vol 35, pp. 1841−1852, Dec. 2000.
[10] Y. Cong, and R. Geiger, “A 1.5-V 14-bit 100-MS/s self-calibrated DAC,” IEEE J.
Solid-State Circuits, vol 38, pp. 2051−2060, Dec. 2003.
[11] T. Chen, and G. Gielen, “A 14-bit 200-MHz current-steering DAC with switching-
sequence post-adjustment calibration,” IEEE J. Solid-State Circuits, vol 42, pp.
2386−2394, Nov. 2007.
[12] C.-H. Lin, F.M.I. van der Goes, J. R. Westra, J. Mulder, Y. Lin, E. Arslan,
E. Ayranci, X. Liu, and K. Bult, “A 12 bit 2.9 GS/s DAC with IM3 < 60 dBc be-
yond 1 GHz in 65 nm CMOS,” IEEE J. Solid-State Circuits, vol 44, pp. 3285−3293,
Dec. 2009.
[13] C.-H. Lin, and K. Bult, “A 10-b, 500-MSample/s CMOS DAC in 0.6 mm2,” IEEE
J. Solid-State Circuits, vol 33, pp. 1948−1958, Dec. 1998.
[14] J. Deveugele, and M. Steyaert, “A 10-bit 250-MS/s binary-weighted current-steering
DAC,” IEEE J. Solid-State Circuits, vol 41, pp. 320−329, Feb. 2006.
55
[15] Q. Huang, P. A. Francese, C. Martelli, and J. Nielsen, “A 200 MS/s 14b 97mW
DAC in 0.18µm CMOS,” IEEE Int. Solid-State Circuits Conf., Dig. Tech. Papers,
pp. 364−532, Feb. 2004.
[16] J. Bastos, A. M. Marques, M. Steyaert, and W. Sansen, “A 12-bit intrinsic accuracy
high-speed CMOS DAC,” IEEE J. Solid-State Circuits, vol 33, pp. 1959−1969, Dec.
1998.
[17] D. Groeneveld, H. Schouwenaars, H. Termeer, and C. Bastiaansen, “A self-
calibration technique for monolithic high-resolution D/A converters,” IEEE J. Solid-
State Circuits, vol 24, pp. 1517−1522, Dec. 1989.
[18] Y. Cong and R. Geiger, “Formulation of INL and DNL yield estimation in current-
steering D/A converters,” Proc. IEEE Int. Symp. Circuits and Systems, vol 3, pp.
149−152, 2002.
[19] J. Wikner and N. Tan, “Modeling of CMOS digital-to-analog converters for telecom-
munications,” IEEE Trans. Circuits and Systems II, vol 46, pp. 489−499, May1999.
[20] A. Van den Bosch, M. Steyaert, and W. Sansen, “SFDR-bandwidth limitations for
high-speed high-resolution current-steering CMOS D/A converters,” Proc. IEEE
Int. Conf. Electronics, Circuits and Systems, pp. 1193−1196, 1999.
[21] T. Miki, Y. Nakamura, M. Nakaya, S. Asai, Y. Akasaka, and Y. Horiba, “An 80-
MHz 8-bit CMOS D/A converter,” IEEE J. Solid-State Circuits, vol SC-21, pp.
983−988, Dec. 1986.
[22] T. Zeng and D. Chen, “New calibration technique for current-steering DACs,” Proc.
IEEE Int. Symp. Circuits and Systems, pp. 573−576, 2010.
56
[23] T. Zeng and D. Chen, “New sequence switching and layout techniques for high-
speed high-accuracy current-steering DACs,” Proc. IEEE National Aerospace and
Electronics Conf., pp. 256−259, 2009.
[24] Y. Cong and R. Geiger, “Switching sequence optimization for gradient error com-
pensation in thermometer-decoded DAC arrays,” IEEE Trans. Circuits and Systems
II, vol 47, pp. 585−595, Jul. 2000.
[25] T. Zeng and D. Chen, “Output impedance linearization technique for current-
steering DACs,” Proc. IEEE Int. Symp. Circuits and Systems, pp. 3357−3360, 2010.
[26] S. Luschas, and H. S. Lee, “Output impedance requirements for DACs,” Proc. IEEE
Int. Symp. Circuits and Systems, pp. I-861−I-864, 2003.
